



VIVEKANAND COLLEGE, KOLHAPUR
(AUTONOMOUS)

Bipolar Junction Transistor (BJT)

By

Mr. A. N. Gore M.Sc., SET

Date: 10/11/2022

Introduction

- The basic of electronic system nowadays is semiconductor device.
- The famous and commonly use of this device is BJTs (Bipolar Junction Transistors).
- It can be use as amplifier and logic switches.
- BJT consists of three terminal:
 - collector : C
 - base : B
 - emitter : E
- Two types of BJT : pnp and npn

Transistor Construction

- 3 layer semiconductor device consisting:
 - 2 n- and 1 p-type layers of material → npn transistor
 - 2 p- and 1 n-type layers of material → pnp transistor
- The term bipolar reflects the fact that holes and electrons participate in the injection process into the oppositely polarized material
- A single pn junction has two different types of bias:
 - forward bias
 - reverse bias
- Thus, a two-pn-junction device has four types of bias.

Position of the terminals and symbol of BJT.

- **Base** is located at the middle and more thin from the level of **collector** and **emitter**
- The emitter and collector terminals are made of the same type of semiconductor material, while the base of the other type of material





Fig. 4.1: (a) Position of terminals (b) Type of BJT

Transistor currents



I_C = the collector current
 I_B = the base current
 I_E = the emitter current

-The arrow is always drawn on the emitter

-The arrow always point toward the n-type

-The arrow indicates the direction of the emitter current:

pnp: $E \rightarrow B$

npn: $B \rightarrow E$

- By imaging the analogy of diode, transistor can be construct like two diodes that conneted together.
- It can be conclude that the work of transistor is base on work of diode.






Fig. 4.2: (a) pnp transistor (b) npn transistor

Transistor Operation


- The basic operation will be described using the pnp transistor. The operation of the pnp transistor is exactly the same if the roles played by the electron and hole are interchanged.
- One p-n junction of a transistor is reverse-biased, whereas the other is forward-biased.




Forward-biased junction
of a pnp transistor



Reverse-biased junction
of a pnp transistor



- Both biasing potentials have been applied to a pnp transistor and resulting majority and minority carrier flows indicated.
- Majority carriers (+) will diffuse across the forward-biased p-n junction into the n-type material.
- A very small number of carriers (+) will through n-type material to the base terminal. Resulting I_B is typically in order of microamperes.
- The large number of majority carriers will diffuse across the reverse-biased junction into the p-type material connected to the collector terminal.

- 
- Majority carriers can cross the reverse-biased junction because the injected majority carriers will appear as minority carriers in the n-type material.
 - Applying KCL to the transistor :

$$I_E = I_C + I_B$$

- The I_C comprises of two components – the majority and minority carriers





$$I_C = I_{Cmajority} + I_{COminority}$$

- I_{CO} – I_C current with emitter terminal open and is called **leakage current**.




Common-Base Configuration


- Common-base terminology is derived from the fact that the :
 - base is common to both input and output of the configuration.
 - base is usually the terminal closest to or at ground potential.
- All current directions will refer to **conventional** (hole) flow and the arrows in all electronic symbols have a direction defined by this convention.
- Note that the applied **biasing** (voltage sources) are such as to establish current in the direction indicated for each branch.



- To describe the behavior of common-base amplifiers requires two set of characteristics:
 - Input or driving point characteristics.
 - Output or collector characteristics
- The output characteristics has 3 basic regions:
 - Active region –defined by the biasing arrangements
 - Cutoff region – region where the collector current is 0A
 - Saturation region- region of the characteristics to the left



Input characteristics for a common silicon transistor



Output of collector characteristics for common-base transistor amplifier


Active region	Saturation region	Cut-off region
<ul style="list-style-type: none"> • I_E increased, I_C increased • BE junction forward bias and CB junction reverse bias • Refer to the <u>graf</u>, $I_C \approx I_E$ • I_C not depends on V_{CB} • Suitable region for the transistor working as amplifier 	<ul style="list-style-type: none"> • BE and CB junction is forward bias • Small changes in V_{CB} will cause big different to I_C • The allocation for this region is to the left of $V_{CB} = 0 \text{ V}$. 	<ul style="list-style-type: none"> • Region below the line of $I_E = 0 \text{ A}$ • BE and CB is reverse bias • no current flow at collector, only leakage current


- The curves (output characteristics) clearly indicate that a first approximation to the relationship between I_E and I_C in the active region is given by

$$I_C \approx I_E$$

- Once a transistor is in the 'on' state, the base-emitter voltage will be assumed to be

$$V_{BE} = 0.7V$$



- 
- In the dc mode the level of I_C and I_E due to the majority carriers are related by a quantity called alpha

$$\alpha = \frac{I_C}{I_E}$$

$$I_C = \alpha I_E + I_{CBO}$$



- It can then be summarize to $I_C = \alpha I_E$ (ignore I_{CBO} due to small value)
- For ac situations where the point of operation moves on the characteristics curve, an ac alpha defined by

$$\alpha = \frac{\Delta I_C}{\Delta I_E}$$


- Alpha a common base current gain factor that shows the efficiency by calculating the current percent from current flow from emitter to collector. The value of α is typical from 0.9 ~ 0.998.

Biasing


- Proper biasing CB configuration in active region by approximation $I_C \approx I_E$ ($I_B \approx 0 \mu\text{A}$)



Transistor as an amplifier



Simulation of transistor as an amplifier







Common-Emitter Configuration

- It is called common-emitter configuration since :
 - emitter is common or reference to both input and output terminals.
 - emitter is usually the terminal closest to or at ground potential.
- Almost amplifier design is using connection of CE due to the high gain for current and voltage.
- Two set of characteristics are necessary to describe the behavior for CE ;input (base terminal) and output (collector terminal) parameters.


Proper Biasing common-emitter configuration in active region





Input characteristics for a common-emitter NPN transistor



- I_B is microamperes compared to milliamperes of I_C .
- I_B will flow when $V_{BE} > 0.7\text{ V}$ for silicon and 0.3 V for germanium
- Before this value I_B is very small and no I_B .
- Base-emitter junction is forward bias
- Increasing V_{CE} will reduce I_B for different values.



Output characteristics for a common-emitter npn transistor

- For small V_{CE} ($V_{CE} < V_{CESAT}$, I_C increase linearly with increasing of V_{CE}
- $V_{CE} > V_{CESAT}$ I_C not totally depends on $V_{CE} \rightarrow$ constant I_C
- I_B (uA) is very small compare to I_C (mA). Small increase in I_B cause big increase in I_C
- $I_B = 0$ A $\rightarrow I_{CEO}$ occur.
- Noticing the value when $I_C = 0$ A. There is still some value of current flows.


Active region	Saturation region	Cut-off region
<ul style="list-style-type: none"> • B-E junction is forward bias • C-B junction is reverse bias • can be employed for voltage, current and power amplification 	<ul style="list-style-type: none"> • B-E and C-B junction is forward bias, thus the values of I_B and I_C is too big. • The value of V_{CE} is so small. • Suitable region when the transistor as a logic switch. • NOT and avoid this region when the transistor as an amplifier. 	<ul style="list-style-type: none"> • region below $I_B=0\mu A$ is to be avoided if an undistorted o/p signal is required • B-E junction and C-B junction is reverse bias • $I_B=0$, I_C not zero, during this condition $I_C=I_{CEO}$ where is this current flow when B-E is reverse bias.



Beta (β) or amplification factor


- The ratio of dc collector current (I_C) to the dc base current (I_B) is dc beta (β_{dc}) which is dc current gain where I_C and I_B are determined at a particular operating point, Q-point (quiescent point).
- It's define by the following equation:

$$30 < \beta_{dc} < 300 \rightarrow 2N3904$$



- On data sheet, $\beta_{dc} = h_{FE}$ with h is derived from ac hybrid equivalent cct. FE are derived from forward-current amplification and common-emitter configuration respectively.

- For ac conditions an ac beta has been defined as the changes of collector current (I_C) compared to the changes of base current (I_B) where I_C and I_B are determined at operating point.
- On data sheet, $\beta_{ac} = h_{fe}$
- It can be defined by the following equation:



Example

From output characteristics of common emitter configuration, find β_{ac} and β_{dc} with an Operating point at $I_B = 25 \mu\text{A}$ and $V_{CE} = 7.5\text{V}$.


Solution:

$$\beta_{ac} = \left. \frac{\Delta I_C}{\Delta I_B} \right|_{V_{ce} = \text{constant}}$$

$$= \frac{I_{C2} - I_{C1}}{I_{B2} - I_{B1}} = \frac{3.2 \text{ m} - 2.2 \text{ m}}{30 \mu - 20 \mu}$$

$$= \frac{1 \text{ m}}{10 \mu} = 100$$

$$\begin{aligned} \beta_{dc} &= \frac{I_C}{I_B} \\ &= \frac{2.7 \text{ m}}{25 \mu} \\ &= \underline{\underline{108}} \end{aligned}$$



Relationship analysis between α and β

CASE 1

$$I_E = I_C + I_B \quad (1)$$

substitute equ. $I_C = \beta I_B$ into (1) we get

$$\underline{\underline{I_E = (\beta + 1)I_B}}$$

CASE 2

$$\text{known} : \alpha = \frac{I_C}{I_E} \Rightarrow I_E = \frac{I_C}{\alpha} \quad (2)$$

$$\text{known} : \beta = \frac{I_C}{I_B} \Rightarrow I_B = \frac{I_C}{\beta} \quad (3)$$

substitute (2) and (3) into (1) we get,

$$\underline{\underline{\alpha = \frac{\beta}{\beta + 1}}}$$





and

$$\underline{\underline{\beta = \frac{\alpha}{1 - \alpha}}}$$



Common – Collector Configuration

- Also called emitter-follower (EF).
- It is called common-emitter configuration since both the signal source and the load share the collector terminal as a common connection point.
- The output voltage is obtained at emitter terminal.
- The input characteristic of common-collector configuration is similar with common-emitter configuration.
- Common-collector circuit configuration is provided with the load resistor connected from emitter to ground.
- It is used primarily for impedance-matching purpose since it has high input impedance and low output impedance.



Notation and symbols used with the common-collector configuration:
 (a) pnp transistor ; (b) npn transistor.

- For the common-collector configuration, the output characteristics are a plot of I_E vs V_{CE} for a range of values of I_B .





Fig 4.9 : Output characteristic in CC configuration for npn transistor

Limits of Operation


- Many BJT transistor used as an amplifier. Thus it is important to notice the limits of operations.
- At least 3 maximum values is mentioned in data sheet.
- There are:
 - a) Maximum power dissipation at collector: P_{Cmax} or P_D
 - b) Maximum collector-emitter voltage: V_{CEmax} sometimes named as $V_{BR(CEO)}$ or V_{CEO} .
 - c) Maximum collector current: I_{Cmax}
- There are few rules that need to be followed for BJT transistor used as an amplifier. The rules are:
 - i) transistor need to be operate in active region!
 - ii) $I_C < I_{Cmax}$
 - ii) $P_C < P_{Cmax}$



Note: V_{CE} is at maximum and I_C is at minimum ($I_{Cmax} = I_{CEO}$) in the cutoff region. I_C is at maximum and V_{CE} is at minimum ($V_{CEmax} = V_{CEsat} = V_{CEO}$) in the saturation region. The transistor operates in the active region between saturation and cutoff.

Example 1:

P_D : maximum power
dissipation line



Refer to the fig.

Step 1:

The maximum collector power dissipation,

$$P_D = I_{Cmax} \times V_{CEmax} \quad (1)$$

$$= 18\text{m} \times 20 = 360 \text{ mW}$$

Step 2:

At any point on the characteristics the product of and must be equal to 360 mW.

Ex. 1. If choose $I_{Cmax} = 5 \text{ mA}$, substitute into the (1), we get

$$V_{CEmax} I_{Cmax} = 360 \text{ mW}$$

$$V_{CEmax} (5 \text{ m}) = 360/5 = \underline{7.2 \text{ V}}$$

Ex.2. If choose $V_{CEmax} = 18 \text{ V}$, substitute into (1), we get

$$V_{CEmax} I_{Cmax} = 360 \text{ mW}$$

$$(10) I_{Cmax} = 360\text{m}/18 = \underline{20 \text{ mA}}$$

Derating P_{Dmax}

- P_{Dmax} is usually specified at 25°C.
- The higher temperature goes, the less is P_{Dmax}
- Example;
 - A derating factor of 2mW/°C indicates the power dissipation is reduced 2mW each degree centigrade increase of temperature.

Example

Transistor 2N3904 used in the circuit with $V_{CE}=20$ V. This circuit used at temperature 125°C . Calculate the new maximum I_C .

Transistor 2N3904 have maximum power dissipation is 625 mW. Derating factor is $5\text{mW}/^{\circ}\text{C}$.

Solution

- *Step 1:*

Temperature increase : $125^{\circ}\text{C} - 25^{\circ}\text{C} = 100^{\circ}\text{C}$

- *Step 2:*

Derate transistor : $5 \text{ mW}/^{\circ}\text{C} \times 100^{\circ}\text{C} = 500 \text{ mW}$

- *Step 3:*

Maximum power dissipation at $125^{\circ}\text{C} = 625 \text{ mW} - 500 \text{ mW} = 125 \text{ mW}$.

- *Step 4:*

Thus $I_{\text{Cmax}} = P_{\text{Cmax}} / V_{\text{CE}} = 125\text{m}/20 = \underline{6.25 \text{ mA}}$.

- *Step 5:*

Draw the new line of power dissipation at 125°C .

Example

The parameters of transistor 2N3055 as follows:

- Maximum power dissipation @ 25°C = 115 W
- Derate factor = 0.66 mW/°C.

This transistor used at temperature 78°C.

Find the new maximum value of power dissipation.

Find the set of new maximum of I_C if $V_{CE} = 10V$,
20V and 40 V.

Solution

- *Step 1:*

Temperature increase : $78^{\circ}\text{C} - 25^{\circ}\text{C} = 53^{\circ}\text{C}$

- *Step 2:*

Derate transistor : $0.66\text{mW}/^{\circ}\text{C} \times 53^{\circ}\text{C} = 35 \text{ mW}$

- *Step 3:*

Maximum power dissipation at $78^{\circ}\text{C} = 115\text{W} - 35\text{W} = 80 \text{ mW}$.

- *Step 4:*


$$I_{\text{Cmax}} = P_{\text{Cmax}} / V_{\text{CE}} = 80\text{m}/10 = \underline{8 \text{ mA}} \text{ (point C)}$$

$$I_{\text{Cmax}} = P_{\text{Cmax}} / V_{\text{CE}} = 80\text{m}/20 = \underline{4 \text{ mA}} \text{ (point B)}$$

$$I_{\text{Cmax}} = P_{\text{Cmax}} / V_{\text{CE}} = 80\text{m}/40 = \underline{2 \text{ mA}} \text{ (point A)}$$

Step 5:

Draw the new line of power dissipation at 78°C .



Transistor Terminal Identification

