

**Vivekanand College, Kolhapur (Autonomous)**  
**Department of Electronics**  
**Notice**

**Date: 10.04.2023**

All the students of B.Sc. II Electronics are hereby informed that their internal examination for Semester IV will be conducted in offline mode as per attached schedule.

Paper	Section	Section title	Marks	Date	Time
IV DSC - 1005D1	I	Operational Amplifier	15	20.04.2023	04:15 to 05:15 pm
IV DSC- 1005D2	II	Microcontroller 8051	15	21.04.2023	02:30 to 03:30 pm



  
**(Dr. C. B. Patil)**  
**Head**  
**Department of Electronics**  
**Vivekanand College, Kolhapur.**

**VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)**

B.Sc. Part- II (Electronics) (Sem-IV)

Internal Examination 2023 - 23

Course Code: DSE - 1005D

Section - I: Operational Amplifier

**Total marks: 15**  
20 - 4 - 23

**Q.1) Select most correct alternatives for the following (one mark each)**

**[3 Marks]**

1. The main advantage of differential amplifier is that, it rejects -----  
A) common mode signal      B) distortion  
C) differential mode signal      D) None of the above
2. An ideal op-amp has .....input impedance  
A)  $75\ \Omega$       B)  $0\ \Omega$   
C)  $2M\ \Omega$       D) Infinite  $\Omega$
3. An integrator op-amp uses ----- element in the feedback path  
A) resistor      B) capacitor  
C) inductor      D) None of the above

**Q.2) Attempt any Three (Four marks each)**

**[12 Marks]**

1. Explain the common mode rejection ratio (CMRR) and slew rate of op-amp.
2. Compare ideal and practical parameters of op-amp.
3. Explain the working of Op-Amp as voltage follower with circuit diagram.
4. Explain working of op-amp as an adder with neat diagram.
5. Draw circuit diagram of op-amp in inverting amplifier. Find the expression for its output voltage & gain



ज्ञान विज्ञान आणि सुसंस्कार यांसाठी शिक्षणप्रसार"  
शिक्षणमहर्षी डॉ. बापूजी माळूळे

श्री. स्वामी विवेकानंद शिक्षण संस्था, कोल्हापूरचे

### विवेकानंद कॉलेज (स्वायत्त), कोल्हापूर.

Internal Examination 2022-23

Class: B.Sc.-II Semester-IV Paper IV DSC-1005D

Marks: 15

Date:-21/04/2023

Subject: Microcontroller 8051

Time 02:30pm to 03:30pm

---

Q.1 Short answer questions: [Attempt any THREE] [3\*5 marks=15 marks]

- i. Describe any five logical instructions.
- ii. Describe any five arithmetic instructions.
- iii. Describe any five Bit manipulation instructions.
- iv. Write an assembly language program for 8051 to generate a square wave of 50 KHz with 50% duty cycle on port pin P1.5 using timer 0 in mode 1.
- v. Write an assembly language program for 8051 to generate a square wave of 100 KHz with 50% duty cycle on port pin P2.3 using timer 1 in mode 2.



॥ ज्ञान, विज्ञान आणि सुरक्षकार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08807

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLEMENT

Vivek. Nasant Buchade

Suppliment No.:

Roll No. : 7724

Class : B.Sc. II

Signature  
of  
Supervisor

5/5 Jr

Subject: Electronics I

Test / Tutorial No.: Internal Exam

Div. :

Q.1.

- 1) the main advantage of differential amplifier is that, it rejects ....  
→ (A) Common mode signal.

- 2) An ideal-op-Amp has ~~input~~ .... input impedance.  
→ (D) Infinite.  $\infty$

- 3) An Integrator op-amp uses ..... element in the feedback path.  
→ (B) Capacitor

3

8.2.

① Common mode refers to the solution where the same voltage is applied to the inverting & non-inverting inputs.

Common mode rejection has the ability to reject the common mode signal. Common mode rejection is mathematically defined as:

$$CMRR = \frac{AB}{ACM}$$

where,

AB is the differential gain ACM is the common mode gain

Ideal Op-Amp has gain. therefore, the rejection

level is satisfied if common mode signals are rejected easily.

③

→ If we made the feedback resistor of equal zero & resistor  $R_2$  equal to the infinity then the circuit would have fixed gain has 'e' has the output voltage would be present on the inverting input terminal this would produce a special type of non-inverting amp. called as voltage follower.

Q

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहार्थी डॉ. बापूजी साळुखे

08808

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

750

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLEMENT

Vivek Vasant Bholede

Suppliment No.:

Roll No. : 7724

Class : B.Sc. II

Signature  
of  
Supervisor

Subject: Electronics II

Test / Tutorial No.: Internal Exam

Div.: Microcontroller 8051.

- Q. 1. What is the difference between ADD and SUB instruction?
- 2) → Arithmetic Instruction.
- 1) Addition.
- The instruction ADD is used for addition of two operands for addition one of the operand should be present with register A. the result of addition is always stored in a register flag A. modified to the result.
- 2) Subtraction.
- The instruction SUB is used for the subtraction of two operands. for subtraction one of the operand should be present with register A. the result of subtraction is performed 2's complement method. the result of subtraction is always stored in register flag A. modified to the result.
- 3) Increment
- The increment is performed using instruction. INC the operand value is incremented by one flags are not affected upon on execution of these instruction.

## 4) Multiplication -

The 8051 microcontroller has capacity of 8-bit multiplication using registers A & B for multiplication. Register A & B act as source as destination. In 8 bit multiplication of 16 bit result granted, the higher byte is stored in register B, & the lower byte is stored in register A. The overflow flag is set if result is greater than FFH.

## 5) Division.

The 8051 microcontroller has capacity of 8 bit division to control the content of register A is divided content of register B. After division quotient is stored in register A & remainder stored in register B. overflow flag is set in result content is divided by zero.

-1-

## The logical instructions


i) CLR A    A=0    register specific | CLR A    this instruction  
circuit content of register A

2) CPL A : It is a register specific instruction with construct of register A

3) RLA      An 16 bit register      the instruction  
                specific with construct  
                of register.

4) RRA  $A_n \rightarrow A_{n+1}$  | RRA The instruction with the centre of resistor A of set + by one with throw carry.

SWAPA  $A(0-3) \leftrightarrow A(4-7)$  | SWAPA The instruction with the centre of + regist A to let + by one with through



$$2+8=10$$

॥ ज्ञान, विज्ञान आणि सुरसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08817

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLEMENT

Name: chavan snehal Bhikaji

Suppliment No. :

Roll No. : 7725

Class : B.E - II (SEY)

Signature  
of  
Supervisor

Subject : Electronics.

Test / Tutorial No. :

Div. :

Q1

1. The main advantage of differential amplifier is that, it rejects ---

→ Common mode signal.

Q2

An ideal op-amp has --- input impedance.

→  $10^2 M\Omega$

Q3] An integrator op-amp uses --- element in the Feedback Path

→ Q] Capacitor.

Q2.

1. The common mode rejection ratio (CMRR) when the ratio of the op-amp, it is the common mode rejection ratio.

The common mode rejection ratio of the op-amp is inverting and non-inverting of the op-amp.

The mathematical use of the CMRR


$$\boxed{\text{CMRR} = |A_D / A_{cm}|}$$

2. Where  $A_D$  is differential ratio of the op-amp.  
the common mode ratio. The common mode ratio op-amp is the signal.


~~Ac<sub>m</sub> is very the common mode ratio op-amp~~

The common mode rejection ratio is the op-amp rejection of the signal op-amp.

Q3  
Q4



2	Parameters	ideal	practical
Voltage.	$\infty$	$2 \times 10^5$	
input impedance	$\infty$	$2 M\Omega$	
output impedance	0	$15 \Omega$	
input offset voltage	0	Infinite $\Omega$	
input offset current	0	.	
CMRR	$\infty$		



(11/15) Xp

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

**VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)****SUPPLIMENT**

Name:- chavan Snehal Bhikaji

Suppliment No.:

Roll No. : 7725

Class : B.Sc-II (CSY)

Signature  
of  
Supervisor

Subject: Electronics

Test / Tutorial No.: Internal Examination  
Microcontroller 8051

Div. :

Q1

i] Logical instruction.

ii] Mnemonic

— INL A. Rn

operation

— A (ANDED) Rn → A

Addressing mode

— Register

No. of bytes

— 1

Example

— INL A R4

Description

— The content of register R4 with the ANDed of the register A. The result stored in register A.

Q2

ii] INLA, Direct

Mnemonic

— INLA, Direct

Operation

— A (ANDED) Rn → A

Addressing mode

— Direct

No. of bytes

— 2

Example

— INL A 20H

Description

— The content of memory location 20H of the Anded with the content of register A is the result stored in register A.

- iii) Mnemonic —  $\text{XOR A, Rn}$   
operation —  $A(\text{xored}) Rn \rightarrow A$   
Addressing mode — Register  
No. of bytes — 1  
Example —  $\text{XOR A, R9}$   
Distribution  
Description — The content of register R9 with the xored register A. The result is stored in register A.
- iv) Mnemonic —  $\text{XOR A, Direct}$   
operation —  $A(\text{xored}) Rn \rightarrow$   
Addressing mode — Direct  
No. of bytes — 2  
Example —  $\text{XOR}, A, 20\text{H}$   
Description — The content of the memory location 20 H with xored register A. The result is stored in register A.
- v) Mnemonic —  $\text{XBR A, Direct.}$   
operation —  $A(\text{xored}) Rn \rightarrow A$   
Addressing mode — Direct  
No. of bytes — 2  
Example —  $\text{XBR A, 20H A.}$   
Description — The content in memory location 20 H of the register A. The result is stored in register A.

## Arithmetic Instruction.

### Addition

- 1] Mnemonic — ADD.Rn
- Operation —  $A + Rn \rightarrow A$
- Addressing mode — Register
- No. of bytes — 1
- Example — ADD A, RS
- Description — The content in register RS with added in register A. The result is stored in register A.

### Subtraction.

- 2] Mnemonic — SUBA.Rn
- Operation —  $A - Rn - CY \rightarrow A$
- Addressing mode — Register
- No. of bytes — 1
- Example — SUB A, RS
- Description — The content in register RS with the subtracted in register A. The result is stored in register A.

## Increment.

- Master Mnemonic — INC A
- Operation —  $A + Rn \rightarrow A$
- Addressing mode — Register
- No. of bytes — 1
- Example — INC A, RG
- Description — The content of register RG is incremented by one.

the main body of the  
island is composed of  
limestone

limestone

limestone

the limestone is composed of  
large blocks of rock cemented by  
cement of the same or a  
little older

The limestone bedrock

is very

thin

and consists of

thin layers

of sandstone

thin layers

thin layers

thin layers

thin layers

thin layers

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLIMENT

Suppliment No. : 1

Roll No. : 7925

Class : B.Sc - II

Signature of Supervisor	
Subject :	
Test / Tutorial No. :	
Div. :	

i) Mnemonic — SETB Bit  
 operation — Bit = 1  
 Addressing mode — Register  
 No. of bytes — 1 or 2  
 Example — SBT BP.1.0  
 Description — Set of Bit P1.0

ii) Mnemonic — CLP Bit  
 operation — Bit =  $\bar{Bit}$   
 Addressing mode — Register.  
 No. of bytes — 1 or 2  
 Example — CLP 3.1  
 Description — Compliment Bit P3.1

iv) Mnemonic — MOV Bit C.  
 operation — Bit  $\rightarrow$  CY  
 Addressing mode — Direct  
 No. of bytes — 2  
 Example — MOV C, ACC, 2.  
 Description — The content of carry bit and the register of one 2.

- v) Mnemonic operation Addressing mode No. of bytes Example Description
- MOV C, Bit
  - CY → Bit
  - Direct
  - 2
  - MOV ACC, C1
  - The content of carry by register of two

Saurav Shrivastava Chakkuri

॥ ज्ञान, विज्ञान आणि सुरक्षकार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहार्षी डॉ. बापूजी सातकुले

08794

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLEMENT

Signature of Supervisor	
-------------------------------	--

Supplement No. :

Subject: Electronics

Roll No. : 7729

Test / Tutorial No.: Internal Exam

Class : B.Sc-II

Div. : A

## Section I

Q1.


i) The main advantage of differential amplifier is that it rejects common mode signal distortion.

3

ii) An ideal op-amp has Infinite input impedance.


iii) An integrator op-amp uses capacitor element in the feedback path.

## ii) Inverting Amplifier



## iii) Inverting Amplifier

Inverting amplifier is phase opposite form non-inverting amplifier and Inverting amplifier is (in current flow and thermal Internal output) Inverting amplifier is -class loop in inverting signal feed back



### Q2) 3. Common mode Rejection Ratio (CMRR)

Common mode Rejection refer to the isolation when the same voltage is applied to both the inverting and non-inverting terminal of the op-amp. The common mode rejection refers of the ability of the op-amp to reject the common mode signal. The common mode rejection ratio refers of the ability of the op-amp to reject common mode signal mathematical defined is

$$CMRR = A_d / A_{cm}$$

where  $A_d$  is the differential gain of the op-amp for ideal op-amp.

As refer to the common mode gain of the op-amp. The CMRR of an ideal op-amp is  $\infty$ . That means it is able to reject all common mode signal.

3) explain working as voltage follower

4) explain working as adder

5) Draw the

Saurav Shukre (Grad) Kursi

॥ ज्ञान, विज्ञान आणि सुरक्षकार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंदे

08668

7  
15  
6

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLEMENT

Signature of Supervisor	
Subject:	Electronics (microcontroller 8051)
Test / Tutorial No.:	Internal Exam
Div.:	A

Suppliment No. :

Roll No. : 7729

Class : BSC - II

Q3 iii) Bit manipulation instructions.

Menemonic	Addressing Mode	Example	Description
i) CLR, Bit	Register direct if operated on carry bit	CLR P2.3	Clear the bit P2.3
ii) SETB, Bit	Register direct if operated on carry bit	SETB P1.0	Set the bit P1.0
iii) CPL, Bit	Register direct if operated on carry bit	CPL P3.1	complement the bit P3.1
iv) ANL, C, Bit	Direct	ANL C, ACC, 3	The indicator perform logically
v) mov Bit (	Direct	MOV ACC, 2C	The carry bit register copied register bit 1 to carry A

## Q1 i) Logically instruction

~~CLR D~~

A.O

Register  
Amplifier

CLR D The instruction  
clear the entries of  
register

~~DIA~~

$A \bar{N} = \bar{A}$

register 1  
cpl Shift

The ~~register~~ instruction  
of counter of  
register

~~PRA~~

$A_n = A_{n-1}$

register + RLA  
specific

The instruction will  
shift the content  
of register A left one  
bit

~~SWAP~~

$A(N-3) \Rightarrow A_0$

register 1  
swap Shift

This instruction  
exchange answer  
nibble & high  
nibble of register

Q1 ii) five Arithmetic instructions

In 8051 microcontroller there are 24 different arithmetic instructions under the Arithmetic group.

In total there are 64 open code the carry flag

(a) Auxiliary carry (AC) and overflow flag  
(or)

SUB - Subtraction

DIV - Divide

ADD - Addition

Ananya Netaji Jadhav.

3 + 8 =  $\frac{11}{15} \times 2$

II ज्ञान, विज्ञान आणि सुरक्षकार योसाठी शिक्षण प्रसार ॥

- शिक्षणमहार्षी डॉ. बापूजी साहंखे

08656

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

## VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

### SUPPLEMENT

Suppliment No. :

Roll No. : 7730

Class : BSC - II

Signature  
of  
Supervisor

Subject : Electronics.

Test / Tutorial No. :

Div. :

### Section - I Operational Amplifier.

Q 1]

II

→ A) Common mode signal

3]

→ D) Infinite - R

3)

→ B) capacitor

3

Q. 2)

3)

→ Common mode rejection ratio (CMRR) :-

Common mode rejection referce to the when the applied same volume applied to inverting & non-inverting terminals of op-amp. The common mode rejection ratio referce to measure of the ability of the op-amp. reject to the common mode signal. Mathematically it is defined as.

$$CMRR = |A_d/A_{cm}|$$

where  $A_d$  is differential gain of the opamp for  $\infty$  is ideal of the OP-AMP.

✓  $A_{cm}$  is the ideal common mode gain of the op-amp.  
The CMRR is the ideal op-amp is  $\infty$ .


Slew Rate :-

4) Slew Rate the M rate of change of output voltage with respect to time.


$$SR = dv_o/dt$$

Slew Rate is usually specified V/μs. It is indicate how rapidly output of the op-amp is change response to the input.

Slew limited output & input waveform as shown.




## 7.5]. Inverting Amplifier.



In this inverting Amplifier circuit the operational amplifier is connected with feedback of produce when the dealing operational amplifier there are two very important rules remember about inverting amplifier these are

- i] No current flow into Input Voltage and
- ii]  $V_i$  always equal  $V_2$



This because junction is input and feedback signal ( $\times$ ) of some potential of positive (+) input which is zero volt and ground then the junction is virtual ground.

$$I_i = \frac{V_i - V_A}{R_i} \quad \text{and} \quad I_F = \frac{V_A - V_o}{R_F}$$

But  $V_A = 0$

$$I_F = \frac{V_i - 0}{R_F} \quad \text{and} \quad I_F = \frac{0 - V_o}{R_F}$$

$$\frac{V_i}{R_f i} = -\frac{V_o}{R_f}$$

$$\frac{V_o}{V_i} = -\frac{R_f}{R_i}$$

$$\therefore A_{VF} = -\frac{R_f}{R_i} \quad \textcircled{1}$$

$$V_o = \frac{R_f}{R_i} \times V_i \quad \textcircled{2}$$

Ananya Netaji Jadhav

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुखे

13  
15  
P

08853

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLIMENT

Signature of Supervisor	
Subject:	Electronics (Microcontroller 8051)
Test / Tutorial No.:	Internal Examination.
Div.:	

Supplement No. :

Roll No. : 7730.

Class : Bsc - II

### Q.1] Manipulation instructions :-

Mnemonic	Operation	Addressing Mode	No of bytes	Example	Description
1) CLR Bit	$Bt = 0$	register/direct if operated on carry bit.	1 or 2	CLR P2.3.	Clear the Bit P2.3.
2) SET B	$Bt = 1$	register/direct if operated on carry bit	1 or 2	SET B. P1.0.	SET the Bit P1.0.
3) CPL	$Bit = \overline{Bit}$	register/direct if operated on carry bit	1 or 2	CPL 3 1.	Compliment the Bit P3.1
4) MOV Bit,	$CY \rightarrow Bit$	direct	2	MOV ACC.2.	The reg carry register A copied to Bit number of two.
5) MOV C,	$Bit \rightarrow CY$	direct	2	MOV C, ACC.1.	The carry bit number 1 copied to register A.

### 9.3 Arithmetic Instruction.

→	Mnemonic	Operation	Addressing Mode	No of Bytes.	Example.	Description.
3]	MUL, AB	$A \times B \rightarrow$ $A(0-D) B(0-D)$	Register	2	MUL, AB	The content of register A & B multiplied and store the result into A and B register.
4]	SUBB A, Rn	$A - R_n \rightarrow A$	Register	1	SUBB A, R <sub>1</sub>	The content of register R <sub>n</sub> and carry bit subtract from A register and result store into register A.
5]	INC Rn	$R_n + \$ \rightarrow R_n$	Register	2	INC R <sub>5</sub>	The content of register R <sub>n</sub> increment by one.
6]	DEC Rn	$R_n - 1 \rightarrow R_n$	Register	1	DEC R <sub>5</sub>	The content of register R <sub>n</sub> Decrement by one.

7) logical Instruction:-

	Mnemonic	Operation	Addressing mode.	No. of bytes	Example.	Description.
1)	ANL A,Rn	A(ANDED)Rn	Register → A.	1	ANL A, R5	The content of Register R5 ANDed with the content of register A.
2)	ANL A,(Dir)	A(ANDED) Addr → A	direct	1	ANL A, 20H	The content of memory location 20H ANDed with the content of register 20H.
3)	ANL A,@Rn	A(ANDED). (Rn) → A.	Indirect	1	ANL A,@R5	The content of memory location whose address R5 ANDed with the content of register R5.
4)	ANL A#dd+a	A(ANDED) data → A	Immidiate	2	ANL A,#10H	The immediette data is ANDed with the content of Register A.
5)	ANL Rn,A	A(ANDED) A → Rn	Register	2	ANL R7,A	The content of Register A to R7 selected Register Bank.

$$2+8 = \frac{10}{15} \checkmark$$

॥ ज्ञान, विज्ञान आणि सुरांस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08318

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLIMENT

NAME:- Teupti Arvind Tumbhar.

Suppliment No. : 1.

Roll No. : 7731

Class : BSc. II<sup>nd</sup>

Signature of Supervisor	
-------------------------------	--

Subject: Electronics

Test / Tutorial No.: Internal exam.

Div. :

Q1.

1. The main advantage of differential amplifier is that, it rejects differential mode signal.


2. An ideal op-amp has infinite input impedance.

Q2

3. An integrator op-amp uses Resistor element in the feedback path.

Q1.

- 5] Circuit diagram of op-amp in inverting amplifier.



Here given,

$$I_i = I_f$$

therefore,

$$I_i = \frac{V_i - V_A}{R_i}$$

~~$I_f = \frac{V_A - V_o}{R_F}$~~

$V_A = A = \text{virtual ground therefore } V_A = 0$

L  
 $I_i = \frac{V_i - 0}{R_i} \quad \text{and} \quad I_f = \frac{0 - V_o}{R_F}$


$$I_i = \frac{V_i}{R_i} \quad \text{and} \quad I_f = -\frac{V_o}{R_F}$$

$\frac{I_i}{I_f} = -\frac{R_i}{R_F}$	— ① —— close loop gain.
--------------------------------------	-------------------------

$I_i = -\frac{R_i}{R_F} \times V_i$	— ② ——
-------------------------------------	--------

- Q2
- 1) Common mode rejection ratio is known (CMRR).
  - 2) In common mode rejection ratio the voltage is same in the inverting and non-inverting amplifier.
  - 3) Therefore, the equation becomes  $\frac{A_o}{A_{CM}}$ , where  $A_{CM}$  is common mode, and

✓

2)	ideal	Practical
	open loop voltage gain	
	Input impedance	infinity
✓	Output impedance	$\infty$

✓

# VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

## SUPPLEMENT

NAME : Tejupti Revind kumbhar

Suppliment No. : 1

Roll No. : 11731

Class : BSc. II

Signature of Supervisor	
Subject : Electronics.	
Test / Tutorial No. : Internal exam (microcontroller 8051)	Div. :

### 1. Logical instructions:

No.	Mnemonics	operation	Addressing mode	No. of bytes	example	Description
1.	CLRA	$A = 0$	register specific	1	CLRA	clear the data/content from the register A i.e. if instruction said
2.	CPLA	$A = \bar{A}$	register specific	1	CPLA	The instruction is that the complement in register A.
3.	RLA	$A_{n-1} = A_n$	register specific	1	RLA	The content in register A is shift to the left by one.
4.	RRA	$A_n = A_{n-1}$	register specific	1	RLA	The content in register A is shift to the right by one.
5.	SWAP A	$A \rightarrow A(0.7)$	register specific	1	SWAP A	The exchange in higher nibble and lower nibble.

## Arithmetic Instructions.

Q.	No.	Mnemonics	operation	Addressing mode	No. of bytes	Example	Description.
INCREMENT	1	INC Rn	Rn+1 → Rn	Register	1	INC R6	The instruction is the content is increase by 1 in register R6.
DECREMENT	2	DEC Rn	Rn-1 → Rn	Register	1	DEC R6	The instruction is the content is decreases by 1 in register R6.
MULTIPLICATION	3	MUL AB	A × B → A(0.7) B(0.7)	Register	4	MUL AB	The instruction is the register A is multiply with register B and result store in A and B.
DIVISION	4	DIV AB	A+B → Register	1	DIV AB		The instruction is the register A and is divide with register B and result store in an A & B.
DATA MA	5	DA A.	A → A(BCD)	Register specific	1	DA A.	The instruction is the register A is equivalent to B, C & D.

Q3.

### Bit manipulation instructions.

No.	Mnemonic	operation	Addressing mode	No. of bytes	Example	Description
1.	CLR Bit	Bit = 0	reg. operation on C bit	$\frac{1}{2}$	CLR P2.3	Clear the content in P2.3
2.	SETB Bit	Bit = 1	reg. operation on C bit	$\frac{1}{2}$	SETB P1.0	Set the reg B content in P1.0
3.	CPL Bit	Bit = Bit	reg. operation on C bit	$\frac{1}{2}$	CPL P3.1	Complement to the content P3.1.
4.	MOV Bit, C	CV = Bit	Direct	$\frac{1}{2}$	MOV ACC, 01	Move the carry to the Acc. 0 in reg A of no. 0
5.	MOV C, Bit	Bit = CV	Direct	2	MOV ACC, 1	Move the carry to Acc. 1 in reg A of no. 1.