


Vivekanand College, Kolhapur (Autonomous)
Department of Electronics
Notice

Date: 10.04.2023

All the students of B.Sc. II Electronics are hereby informed that their internal examination for Semester IV will be conducted in offline mode as per attached schedule.

Paper	Section	Section title	Marks	Date	Time
IV DSC - 1005D1	I	Operational Amplifier	15	20.04.2023	04:15 to 05:15 pm
IV DSC- 1005D2	II	Microcontroller 8051	15	21.04.2023	02:30 to 03:30 pm




(Dr. C. B. Patil)
Head
Department of Electronics
Vivekanand College, Kolhapur.

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

B.Sc. Part- II (Electronics) (Sem-IV)

Internal Examination 2022-23

Course Code: DSE - 1005D

Section - I: Operational Amplifier

Total marks: 15
20-4-23

Q.1) Select most correct alternatives for the following (one mark each)

[3 Marks]

- The main advantage of differential amplifier is that, it rejects -----
A) common mode signal B) distortion
C) differential mode signal D) None of the above
- An ideal op-amp hasinput impedance
A) 75Ω B) 0Ω
C) $2M \Omega$ D) Infinite Ω
- An integrator op-amp uses ----- element in the feedback path
A) resistor B) capacitor
C) inductor D) None of the above

Q.2) Attempt any Three (Four marks each)

[12 Marks]

- Explain the common mode rejection ratio (CMRR) and slew rate of op-amp.
- Compare ideal and practical parameters of op-amp.
- Explain the working of Op-Amp as voltage follower with circuit diagram.
- Explain working of op-amp as an adder with neat diagram.
- Draw circuit diagram of op-amp in inverting amplifier. Find the expression for its output voltage & gain



ज्ञान विज्ञान आणि सुसंस्कार यांसाठी शिक्षणप्रसार”
शिक्षणमहर्षी डॉ. बापूजी साळुंखे
श्री. स्वामी विवेकानंद शिक्षण संस्था, कोल्हापूरचे

विवेकानंद कॉलेज (स्वायत्त), कोल्हापूर.
Internal Examination 2022-23

Class: B.Sc.-II Semester-IV Paper IV DSC-1005D

Date:-21/04/2023

Subject: Microcontroller 8051

Marks: 15

Time 02:30pm to 03:30pm

Q.1 Short answer questions: [Attempt any THREE]

[3*5 marks=15 marks]

- Describe any five logical instructions.
- Describe any five arithmetic instructions.
- Describe any five Bit manipulation instructions.
- Write an assembly language program for 8051 to generate a square wave of 50 KHz with 50% duty cycle on port pin P1.5 using timer 0 in mode 1.
- Write an assembly language program for 8051 to generate a square wave of 100 KHz with 50% duty cycle on port pin P2.3 using timer 1 in mode 2.



॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08807

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

Vivek. Nasant Buchade

Suppliment No. :

Roll No. : 7724

Class : B.Sc. II

Signature
of
Supervisor

5/15 Ju

Subject : Electronics I

Test / Tutorial No. : Internal Exam

Div. :

Q.1.

1) The main advantage of differential amplifier is that, it rejects
→ (A) Common mode signal.

2) An ideal-op-Amp has ~~input~~ input impedance.
→ (D) Infinite. ∞

3) An Integrator op-amp uses element in the feedback path.
→ (B) Capacitor

3

Q.2.

① Common mode refers to the solution where the same voltage is applied to the inverting & non-inverting inputs.

Common mode rejection has the ability to reject the common mode signal. Common mode rejection is mathematically defined as:

$$CMRR = \left(\frac{A_D}{A_{CM}} \right)$$

where,

A_D is the differential gain A_{CM} is the common mode gain.

Ideal Op-Amp has infinite gain. Therefore, the rejection level is satisfied & common mode signals are rejected easily.

③

→ If we made the feedback resistor of equal value to the resistor R_2 equal to the infinity then the circuit would have a fixed gain of 1. The output voltage would be present on the inverting input terminal. This would produce a special type of non-inverting amp. called as voltage follower.

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08808

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

Vivek Vasant Buehade

Suppliment No. :

Roll No. : 7724

Class : B.Sc. II

Signature
of
Supervisor

Subject : Electronics II

Test / Tutorial No. : Internal Exam

Div. : Microcontroller 8051.

Q. 1.1.1

2)

→ Arithmetic Instruction.

1) Addition.

The instruction ADD is used for addition of two operands for addition one of the operand should be present with register A. The result of addition is always stored in register A. Flag A, modified to the result.

2) Substraction.

The instruction SUB is used for the subtraction of two operands. For subtraction one of the operand should be present with register A. The result of subtraction is always stored in register A. Flag A, modified to the result.

The result of subtraction is always stored in register A. Flag A, modified to the result.

3) Increment

The increment is the performed using instructions. INC the operand value is incremented by one flags are not affected upon on execution of these instruction

4) Multiplication —

The 8051 microcontroller has capacity of 8-bit multiplication using register A & B for multiplication. Register A & B act as source as destination. In 8 bit multiplication of 16 bit result generated, the higher byte is stored in register B. & the lower byte is stored in register A. The overflow flag is set its result in the greater than FFH.

5) Division.

The 8051 microcontroller has capacity of 8 bit division to control the content of register A. is divided content of register B. After division quotient is stored in register A & remainder stored in register B. overflow flag is set in result content is divided by zero.

-1)

→ The logical instructions

1) CLR A $A=0$ register specific CLR A this instructions circuit content of register A

2) CPL A \bar{A} register specific CPL A the instruction with construction of register A


3) RLA $A \leftarrow A \ll 1$ register specific RLA the instruction with construct of register.

4) RRA $A_n \rightarrow A_{n+1}$ | RRA

The instruction with the
centre + of resistor
A of let + by one
with throw carry.

SWAPA $A(0-3) \Leftrightarrow A(4-7)$ | SWAPA

The instruction with
the centre of + resist
A to let + by one
with through



2+8 = 10
137

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08817

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

Name: chavan snehal Bhikaji

Suppliment No. :

Roll No. : 7925

Class : B.E - II (SY)

Signature
of
Supervisor

Subject: Electronics

Test / Tutorial No. :

Div. :

Q1

1. The main advantage of differential amplifier is that, it rejects

→ Common mode signal.

2. An ideal op-amp has --- input impedance.

→ $2M\Omega$

3] An integrator op-amp uses --- element in the feedback path

→ Capacitor.

Q2.

1. The common mode rejection ratio (CMRR) when the ratio of the op-amp. it is the common mode rejection ratio.

The common mode rejection ratio of the op-amp is inverting and non-inverting of the op-amp.

The mathematical use of the CMRR


$$CMRR = |A_d / A_{cm}|$$

2. Where A_d is differential ratio of the op-amp. the common mode ratio. The common mode ratio op-amp is the signal.

A_{cm} is very the common mode ratio op-amp.

The common mode rejection ratio is the op amp rejection of the signal op-amp.

Q3



2

Parameters

ideal

practical

voltage

∞

2×10^5

input impedance z_i

∞

$2 M\Omega$

output impedance z_o

0

75Ω

input offset voltage

0

infinite Ω

input offset current


0

∞

CMRR

∞

∞



Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPLIMENT

Name: Chavan Snehal Bhikaji

Suppliment No. :

Roll No. : 7725

Class : B.Sc- II (SY)

Signature
of
Supervisor

Subject: Electronics

Test / Tutorial No.: Internal Examination
Microcontroller 8051

Div. :

Q1

i] Logical instruction.

i] Mnemonic — INL A, Rn
operation — A (ANDed) Rn → A

Addressing mode — Register

No. of bytes — 1

Example — INL A R4

Description — The content of register R4 with the ANDed of the register A. The result stored in register A.

ii] INL A, Direct

Mnemonic — INL A, Direct

operation — A (ANDed) Rn → A

Addressing mode — Direct

No. of bytes — 2

Example — INL A 20H

Description — The content of memory location 20H of the ANDed with the content of register A is the result stored in register A.

iii) Mnemonic — XOR A, Rn
 operation — A (XORed) Rn → A
 Addressing mode — Register
 No. of bytes — 1
 Example — XOR A, R4
 Distribution
 Description — The content of register R4 with the XORed register A. The result is stored in register A.

iv) Mnemonic — XOR A, Direct
 operation — A (XORed) Rn → A
 Addressing mode — Direct
 No. of bytes — 2
 Example — XOR A, 20H
 Description — The content of the memory location 20H with XORed register A. The result is stored in register A.

v) Mnemonic — XOR A, Direct.
 operation — A (XORed) Rn → A
 Addressing mode — Direct
 No. of bytes — 2
 Example — XOR A, 20H A.
 Description — The content in memory location 20H of the register A. The result is stored in register A.

Arithmetic Instruction.

Addition

1] Mnemonic	— ADD Rn
operation	— $A + Rn \rightarrow A$
Addressing mode	— Register
No. of bytes	— 1
Example	— ADD A, R5
Description	— The content in register R5 with added in register A. The result is stored in register A.

Subtraction.

2] Mnemonic	— SUBA Rn
operation	— $A - Rn - CY \rightarrow A$
Addressing mode	— Register
No. of bytes	— 1
Example	— SUB A, R5
Description	— The content in register R5 with the subtracted in register A. The result is stored in register A.

Increment

Mnemonic	— INC A
operation	— $A + 1 \rightarrow A$
Addressing mode	— Register
No. of byte	— 1
Example	— INC A, R6
Description	— The content of register R6 is the incremented by one.

1870

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

1871
1872
1873
1874
1875
1876
1877
1878
1879
1880

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08871

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

Suppliment No. : 1
Roll No. : 7725
Class : B.BE-II

Signature
of
Supervisor

Subject :

Test / Tutorial No. :

Div. :

ii) Mnemonic — SETB Bit
operation — Bit = 1
Addressing mode — Register
No. of bytes — 1 or 2
Example — SETB P.1.0
Description — Set of Bit P.1.0

iii) Mnemonic — CLP Bit
operation — Bit = $\overline{\text{Bit}}$
Addressing mode — Register.
No. of bytes — 1 or 2
Example — CLP 3.1
Description — compliment Bit P.3.1

iv) Mnemonic — MOV Bit C.
operation — Bit \rightarrow CY
Addressing mode — Direct
No. of bytes — 2
Example — MOV C, ACC, 2.
Description — The content of carry bit and the register of one 2.

v)

Mnemonic

— MOV C. Bit

operation

— C₇ → Bit

Addressing mode

— Direct

No. of bytes

— 2

Example

— MOV ACC. C1

Description

— The content of carry bit register of two

Saurabh Shrivastava (Cradkuri)

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साखुंबे

08794

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

Signature
of
Supervisor

8
15 J

Suppliment No. :

Roll No. : 7729

Class : B.SC-II

Subject : Electronics

Test / Tutorial No. : Internal Exam

Div. : A

Section : I


Q1.

i) The main advantage of differential amplifier is that it rejects common mode signal distortion

ii) An ideal op-amp has Infinite input impedance

iii) An integrator op-amp uses capacitor element in the feedback path

Non-Inverting Amplifier



Inverting Amplifier

Inverting amplifier is a ~~close~~ opposite form non-inverting amplifier and Inverting amplifier is ~~low current flow and thermal~~ Inverting amplifier is a close loop in inverting amplifier and ~~the~~

Q2) 1. Common mode Rejection Ratio (CMRR)

Common mode Rejection refer to the condition when the same voltage is applied to both the inverting and non-inverting terminal of the op-amp. The common mode rejection refer of the ability of the op-amp to reject the common mode signal. The common mode rejection ratio refer of the ability of the op-amp to the reject common mode signal. Mathematical defined is

$$CMRR = A_p / A_{cm}$$

where A_o is the differential gain of the op-amp for ideal op-amp

A_{cm} refer to the common-mode gain of the op-amp

The CMRR of an ideal op-amp is ∞ . That means it is able to reject all common mode signal.

- 3) explain an op-amp as voltage follower
- 4) explain working as adder
- 5) Draw the

Souman Shrivastava (Grad) Kosi

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08668

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

Signature
of
Supervisor

Suppliment No. :

Roll No. : 7729

Class : BSC - II

Subject : Electronics (microcontroller 8051)

Test / Tutorial No. : Internal Exam

Div. : A

Q1 iii) Bit manipulation instructions.

Memmonic	Addressing mode	Example	Description
i) CLR, Bit	Register direct if operated on carry bit	CLR, P2.3	Clear the bit P2.3
ii) SETB, Bit	Register direct if operated on carry bit	SETB P1.0	Set the bit P1.0
iii) CPL, Bit	Register direct if operated on carry bit	CPL 3.1	complement the bit P3.1
iv) ANL, C, Bit	Direct	ANL C, ACC.3	The indicator perform logically
v) mov Bit, C	Direct	mov ACC 2, C	The carry bit register copied register bit 1 to carry A

Q1 i) Logically instruction

CLR D

A.0

Register Amplifier

CLR D The instruction clear the contents of register

~~RIA~~

$AN = \bar{A}$

register 1
CPL Shift

The ~~register~~ instruction of counter of register

~~RRA~~

$AN = AN + 1$

register 1 RLD
Specific

The instruction will shift the content of register a left one bit

~~SWAP~~

$A(N-3) \Rightarrow A_0$

register 1
SWAP Shift

This instruction will change upper nibble & high nibble of register

Q1 ii) five arithmetic instructions


In 8051 microcontroller there are 24 differentiation instructions under the arithmetic group

In total there are 64 op codes the carry flag (CY) Auxiliary carry (AC) and verification flag (OV)

SUB - Subtraction

DIV - Divided

ADD - Addition



Ananya Netaji Jadhav.

378 = 11/15 7

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08656

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLIAPUR (AUTONOMOUS)

SUPPLIMENT

Suppliment No. :

Roll No. : 7730

Class : BSC-II

Signature
of
Supervisor

Subject : Electronics.

Test / Tutorial No. :

Div. :

Section - I Operational Amplifier.

Q 1

1

→ A] Common mode signal

Q 2


1

→ D] Infinite ∞

Q 3

1

→ B] capacitor



3

Q.23

1)

→ Common mode rejection ratio (CMRR) :-

Common mode rejection referce to the when the applied same volume, applied to inverting & non-inverting terminal of op-amp. The common mode rejection ratio referce to messure of the ability of the op-amp. reject to the common mode signal. Mathematically. it is defined as.

$$CMRR = |A_o/A_{cm}|$$

where A_o is differential gain of the opamp for ∞ is ideal of the OP-Amp.

A_{cm} is the ideal common mode gain of the op-amp. The CMRR is the ideal op-amp is ∞ .


Slew Rate. :-

↳ Slew the Rate the M rate of change of output Voltage. with respect to time.


$$SR = dV_o/dt.$$

Slew Rate is usually specified $V/\mu s$. It is indicate How rapidly output of the op-amp. is change response to the input.

slew limited output & input waveform as shown.




→ 5] Inverting Amplifier.



In this inverting Amplifier. Circuit the operational amplifier is connected with feedback of produce when the dealing operational amplifier. there are two very important rules. remember about inverting amplifier these are

- i] No current flow into input voltage and
- ii] 'V₁ always equal V₂'



This because. junction is input and feedback signal (x) of some potential of positive (+) input which is zero volt and ground then the junction is virtual ground.

$$I_i = \frac{V_i - V_A}{R_i} \quad \text{and} \quad I_f = \frac{V_A - V_o}{R_f}$$

But $V_A = 0$.

$$I_i = \frac{V_i - 0}{R_i} \quad \text{and} \quad I_f = \frac{0 - V_o}{R_f}$$

Ananya Netaji Jadhav

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08853

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPLIMENT

Signature
of
Supervisor

Suppliment No. :

Roll No. : 7730.

Class : Bsc - II

Subject : Electronics (microcontroller 8051)

Test / Tutorial No. : Internal Examination.

Div. :

Q.1] Manipulation instructions -:

ii]	mnemonic	operation	Addressing mode	No of bytes	Example	Description
1]	CLR Bit	Bit = 0	register/direct if operated on carry Bit	1 or 2	CLR P2.3	Clear the Bit P2.3
2]	SETB Bit	Bit = 1	register/direct if operated on carry Bit	1 or 2	SETB P1.0	SET the Bit P1.0
3]	CPL Bit	Bit = $\overline{\text{Bit}}$	register/direct if operated on carry Bit	1 or 2	CPL P3.1	Compliment the Bit P3.1
4]	MOV Bit, C	CY \rightarrow Bit	direct	2	MOV ACC.2	The carry register A. Copied to Bit number of two.
5]	MOV C, Bit	Bit \rightarrow CY	direct	2	MOV ACC.1	The carry, Bit number 1 copied to register A.

917 Arithmetic Instruction.

→	Mnemonic	Operation	Addressing mode	NO of Bytes.	Example.	Description.
1	MUL, AB	$A \times B \rightarrow A$ $A(0-D)B(0-D)$	Register	2	MUL, AB	The content of register A & B. multiplied and store the result into A and A register.
2	SUBB A, Rn	$A - R_n \rightarrow A$	Register	1	SUBB A, R _n	The content of register R _n and carry bit subtract from A register and result store into register A.
3	INC Rn	$R_n + 1 \rightarrow R_n$	Register	1	INC R ₅	The content of register R ₅ increment by one.
4	DEC Rn	$R_n - 1 \rightarrow R_n$	Register	1	DEC R ₅	The content of register R ₅ Decrement by one.

1] Logical Instruction:-

→	Mnemonic	Operation	Addressing mode.	No. of bytes	Example.	Description.
1]	ANL A, Rn	A (ANDed) Rn → A.	Register	1	ANL A, R4	The content of Register R4 ANDed with the content of register A.
2]	ANL A, (Direct)	A (ANDed) Addr → A	direct	1	ANL A, 20H	The content of memory location 20H ANDed with the content of register A.
3]	ANL A, @Rn	A (ANDed) (Rn) → A.	Indirect	1	ANL A, @R5	The content of memory location whose address R5 ANDed with the content of register A.
4]	ANL A, #data	A (ANDed) data → A	Immediate	2	ANL A, #10H	The immediate data 10H ANDed with the content of Register A.
5]	ANL Rn, A	A (ANDed) A → Rn	Register	2	ANL R7, A	The content of Register A to R7. selected Register Bank.

2+8 = $\frac{10}{15}$ ✓

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

08818

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

NAME :- Tepti Arvind Kumbhar

Suppliment No. : 1

Roll No. : 7731

Class : BSc. IInd

Signature
of
Supervisor

Subject : Electronics

Test / Tutorial No. : Internal exam.

Div. :

Q1.


1. The main advantage of differential amplifier is that, it rejects differential mode signal.

2. An ideal op-amp has infinite input impedance.

3. An integrator op-amp uses resistor element in the feedback path.

Q2.

5] Circuit diagram of op-amp in inverting amplifier.



Here given,

$$I_i = I_f$$

Therefore,

$$I_i = \frac{V_i - V_A}{R_i}$$

$$\text{and } I_f = \frac{V_A - V_o}{R_f}$$

$V_A = 0 =$ virtual ground therefore $V_A = 0$

$$I_i = \frac{V_i - 0}{R_i} \quad \text{and} \quad I_f = \frac{0 - V_o}{R_f}$$

$$I_i = \frac{V_i}{R_i} \quad \text{and} \quad I_f = \frac{-V_o}{R_f}$$

$$\frac{I_i}{I_f} = -\frac{R_i}{R_f} \quad \text{--- ① --- close loop gain.}$$

$$I_i = -\frac{R_i}{R_f} \times V_i \quad \text{--- ② ---}$$

- Q2
- 1] Common mode rejection ratio is known (CMRR).
 - 2] In common mode rejection ratio the voltage is same in the inverting and non-inverting amplifiers.
 - 3] Therefore, the equation becomes $\frac{A_d}{A_{cm}}$, where A_{cm} is common mode, and

	ideal	Practical
open loop voltage gain		
Input impedance		Infinity
Output impedance		∞

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPLIMENT

NAME : Teupti Revind kumbhar

Suppliment No. : 1

Roll No. : 17731

Class : BSc. II

Signature
of
Supervisor

Subject : Electronics.

Test / Tutorial No. : Internal exam
(microcontroller 8051)

Div. :

1. Logical instructions :-

No.	Mnemonics	operation	Addressing mode	No. of bytes	example	Description
1	CLRA	$A = 0$	register specific	1	CLRA	Clear the data/content from the register A i.e. in instruction said
2	CPL A	$A = \bar{A}$	register specific	1	CPL A	The instruction is that the complement in register A.
3	RLA	$A_{n+1} = A_n$	register specific	1	RLA	The content in register A is shift to the left by one.
4	RRA	$A_n = A_{n+1}$	register specific	1	RRA	The content in register A is shift to the left by one
5	SWAP A	$A \rightarrow A(0.7)$ $A(0.7)$	register specific	1	SWAP A	The exchange in higher nibble and lower nibble.

Arithmetic instructions.

Q. No.	No.	Mnemonics	Operation	Addressing mode	No. of bytes	Example	Description.
1	1	INC Rn	$Rn+1 \rightarrow Rn$	Register	1	INC R6	The instruction is the content is increase by 1 in register R6.
2	2	DEC Rn	$Rn-1 \rightarrow Rn$	Register	1	DEC R6	The instruction is the content is decreases by 1 in register R6.
3	3	MUL AB	$A \times B \rightarrow A(C, D)$ B(C, D)	Register	4	MUL AB	The instruction is the register A is multiply with register B and result store in A and B.
4	4	DIV AB	$A \div B \rightarrow$ A (Quotient) B (Remainder)	Register	4	DIV AB	The instruction is the register A and is divide with register B and result store in A & B.
5	5	DA A.	$A \rightarrow A(B, C, D)$	Register specific	1	DA A.	The instruction is the register A is equivalent to B, C & D.

Q3.

Bit manipulation instructions.

No.	Mnemonic	operation	Addressing mode	No. of bytes	Example	Description
1.	CLR Bit	Bit = 0	reg. operational on C/bit	$\frac{1}{2}$	CLR P2.3	Clear the content in P2.3
2.	SETB Bit	Bit = 1	reg. operational on C/bit	$\frac{1}{2}$	SETB, P1.0	set the reg B content in P1.0
3.	CPL Bit	Bit = Bit	reg. operational on C/bit	$\frac{1}{2}$	CPL P.3.1	Complement to the content P3.1.
4.	MOV Bit, C	CY = Bit	Direct	$\frac{1}{2}$	MOVc, ACC.0	Move the carry to the ACC.0 in reg A of no. 0
5.	MOVc, Bit	Bit = CY	Direct	2	MOVc, ACC.1	Move the carry to ACC.1 in reg A of no. 1.