

Vivekanand College, Kolhapur (Autonomous)
Department of Electronics
Internal Examination Notice
(B.Sc-III)

Date: 15/07/2021

Course/Subject Name: DSE 1005F2 Section-II FPGA&VHDL Programming

All the students hereby informed that, there will be an online test of 20 marks. The test will be conducted through the Google Platform on 22/07/2021 (Thursday). The Google form link will be sent on what's app group 5 min before commencement of the exam.

Date: 22/07/2021

Time: 11.00 am

Platform: Google form

Test Duration: 1Hr



Dr. P. S. Jadhav
Subject Teacher



Head of the Department

HEAD
DEPARTMENT OF ELECTRONICS
VIVEKANAND COLLEGE, KOLHAPUR
(AUTONOMOUS)



Vivekanand College Kolhapur(Autonomous) Internal Exam B.Sc-III ,Sem-VI (2020-2021) FPGA and VHDL Programming

Marks : 20

Subject code: DSE1005F2 Section -II

Date: 22/07/2021

* Indicates required question

1. Email *

2. Roll No: *

3. Name of the student *

4. 1. The FPGA refers to _____ *

2 points

Mark only one oval.

- First programmable Gate Array
- Field Programmable Gate Array
- First Program Gate Array
- Field Program Gate Array

5. 2. The complex programmable logic device (CPLD) contains several PLD blocks and..... *

2 points

Mark only one oval.

- a language compiler
- AND/OR Array
- a global interconnection network
- field programmable switches

6. 3. Programmable Array Logic (PAL)..... *

2 points

Mark only one oval.

- Programmable AND array and programmable OR array
- Programmable AND array and fixed OR array
- Fixed AND array and fixed OR array
- None of these



7. 4. The full form of VLSI is _____ *

Mark only one oval.

2 points

- Very Long Single Integration
- Very Least Scale Integration
- Very Large Scale Integration
- Very Long Scale Integration

8. 5. Families of FPGA is/are..... *

Mark only one oval.

2 points

- Xilinx
- Altera
- Actel
- All of these

9. 6. Programmable Read Only Memory is..... *

Mark only one oval.

2 points

- One time programmable
- two time programmable
- Many time programmable
- none of these

10. 7. Which is not part of FPGA? *

Mark only one oval.

2 points

- Configurable logic block.
- Interconnects
- Switch blocks
- micro-processor

11. 8. An Antifuse programming technology is associated with _____ *

2 points

Mark only one oval.

- CPLDs
- SPLDs
- FPGAs
- ASICs



2. 9. PLAs, CPLDs, and FPGAs are all which type of device? *

2 points

Mark only one oval.

- SRAM
- EPROM
- PLD
- SLD

13. 10. Vertical and horizontal directions in FPGA are separated by _____ *

2 points

Mark only one oval.

- A channel
- A line
- A flip-flop
- A strobe

This content is neither created nor endorsed by Google.

Google Forms



