

"Dissemination of Education for Knowledge, Science and Culture"
-Shikshanmaharshi Dr. Bapuji Salunkhe
Shri Swami Vivekanand Shikshan Sanstha, Kolhapur

Vivekanand College, Kolhapur (Autonomous)
Department of Physics

B.Sc. Part- III
Semiconductor Devices and Instrumentation
Surprise Test

Date : 03/02/2023

Day: - Friday

Total Marks: 20

Time :- 2pm to 3pm

Instructions:-

- 1) All questions are compulsory.
- 2) Figures to the right indicate full marks.
- 3) Use of log table and calculator is allowed.

Q1) Select correct alternative.

(05)

1. In IC 555, reference voltage at trigger terminal is

- a) V_{cc} b) $2/3V_{cc}$ c) $1/3 V_{cc}$ d) $2V_{cc}$

2. The discharge time constant in IC 555 astable multivibrator is

- a) $(R_a + R_b) C$ b) $R_a C$ c) $R_b C$ d) $(R_a - R_b) C$

3. The rms value is obtained by dividing peak voltage by

- a) 2 b) $(2)^{1/2}$ c) 3 d) 4

4. An AC signal of frequency 100 Hz is applied to X input and that of unknown frequency is applied to Y input of the CRO gives 1 vertical and 5 horizontal loops in Lissajous figure is obtained on the screen, then the unknown frequency isHz

- a) 200 b) 300 c) 400 d) 500

5. An unknown AC voltage is given to vertical input of CRO, the V_{peak} equal to 40 mV, $V_{rms} =$ mV

- a) 28.3 b) 0.28 c) 283 d) 40

Q 2: Long answer question (any one)

(10)

1. Draw the circuit diagram of monostable multivibrator using IC 555 explain its working and draw waveforms obtain an expression for frequency of oscillation.
2. Draw block diagram of IC 555 explain the working of IC 555 timer

Q 3: Short answer question (any one)

(05)

1. Draw pin configuration of IC 555 and explain the function of each pin.
2. Obtain an expression for frequency or oscillation and duty cycle of astable multivibrator using IC 555.



"Dissemination of Education for Knowledge, Science and Culture"

-Shikshanmaharshi Dr. Bapuji Salunkhe

Shri Swami Vivekanand Shikshan Sanstha, Kolhapur

Vivekanand College, Kolhapur (Autonomous)

Department of Physics

B.Sc. III

Semiconductor Devices and Instrumentation

Surprise Test

Attendance Sheet

Date : 03/02/2023

Roll. No.	Name of Candidate	Sign
8201	Dhiraj Prakash. B	
8209	Tejas Y. Kothavale	TKothavale
8204	Abhishek. D.	
8203	Sujash Dongare	Dongare
8208	Anjali bhaywan. k.	
8216	Jayant Y. Naradekar	Jayant
8202	Parthamesh Dongare	PDongare
8213	Vivek Shenle	SVA
8207	Shubham Kulkarni	
8214	Aishwarya Dipak Shingade	
8210	Aman I. Maner	Amner
8217	Vedaja A. Yadav	Yadav
8216	Shriyansh K. Wakhare	
8212	Aarav P. Patil	Aarav

Teacher Incharge.....

(Mr. A. V. Shinde)

Head of the
Department of Physics
Vivekanand College, Kolhapur.



"Dissemination of Education for Knowledge, Science and Culture"

-Shikshanmaharshi Dr. Bapuji Salunkhe

Shri Swami Vivekanand Shikshan Sanstha, Kolhapur

Vivekanand College, Kolhapur (Autonomous)

Department of Physics

B.Sc. III

Semiconductor Devices and Instrumentation

Surprise Test

Result

Date : 03/02/2023

Roll. No.	Marks	Roll. No.	Marks
8201	17	8225	-
8202	-	8226	-
8203	08		
8204	15		
8205	-		
8206	18		
8207	09		
8208	20		
8209	07		
8210	11		
8211	-		
8212	10		
8213	12		
8214	09		
8215	-		
8216	10		
8217	12		
8218	-		
8219	-		
8220	-		
8221	-		
8222	-		
8223	-		
8224	-		

Teacher Incharge.....

ShindeAV

(Mr. A.V. Shinde)



Chamble

Head of the
Department of Physics
Vivekanand College, Kolhapur.

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPPLIMENT

Signature
of
Supervisor

Suppliment No. :

Roll No. : 8201

Class : BSc-III

Subject : Semiconductor devices & instrumentation

Test / Tutorial No. :

Div. :

17
20

Q.1

1) I_B I_C 555, reference at trigger terminal
is $\rightarrow \frac{1}{3} V_{CC}$

2)

$\rightarrow a) \frac{1}{(R_A + R_B)C}$

3)

$\rightarrow b) \sqrt{2}$

4)

$\rightarrow a) 200$


5)

$\rightarrow a) 28.3$

3

Q.2

27



→ the timer IC 555 is an integrated circuit having timer and multivibrator applications. the timer IC 555 is 8-pin configuration circuit. it is the one of the most versatile sequential digital logic circuit. apart from the application of multivibrator as timer IC 555 it can be used to DC-DC converters digital logic waveforms generator.

→ the IC 555 has ② comparators which basically ② op-amps, a flip-flop, ② transistors and resistive network. resistive network consist equal ③ resistors, and this resistors are act like voltage divider. due to this voltage at point (A) lower voltage as at a point (B).

③ IC 555 is ② comparators which is operational amplifiers, as flip-flops transistors and resistance network & inverter (not gate). Resistance are voltage divider, then the output of comparator I compares trigger threshold voltage $\frac{2}{3} V_{cc}$ and output of comparator II compares trigger voltage $\frac{1}{3} V_{cc}$.

④ $+V_{cc}$ is the voltage supply it energised the circuit. the comparator I compares threshold voltage is $\frac{2}{3} V_{cc}$ & comparator II compares trigger voltage is $\frac{1}{3} V_{cc}$.

When output of Comparator I is $\textcircled{1}$ input and output of Comparator II is $\textcircled{0}$ input. R-S Flip Flop in a state Comparator and Transistor connects to and collector is connected to between this terminal and capacitor is Discharge transmitter.

whose collector is connected to the Discharge Voltage (Pin 7) through lower end of the resistance network.

* Work of IC 555 is summarised on some cases.

1) Case I!

when no trigger and threshold voltage applied then Comparator II is high (1) and Comparator - I is low then

$S=1$, $R=0$, then set in state

$Q=0$ / $\bar{Q}=1$

hence,

output of timer is high.

2) Case-II

when trigger pulse of negative voltage is greater than $\frac{1}{3} V_{CC}$ then

$S=0$, $R=0$ and $\bar{Q}=1$

hence,

output of timer is low

॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

27365

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPLIMENT

Signature
of
Supervisor

15/20

Suppliment No. :

Subject : *physics*

Roll No. : 8204

Test / Tutorial No. : *Internal Exam*

Class : *BSc-III*

Div. :

1
1 $1/3 V_{cc}$

2 R_B C

3 J_2

4 500 Hz


5 28.2 mV



Q. 2

17 Monostable Multivibrator

- The multivibrator has one stable state - so it is named as monostable multivibrator
- The circuit is allowed unstable state.




Block diagram of Monostable multivibrator

From above Fig Block diagram of monostable timer IC-555 the Resistance R is connected to Pin 4 Pin 6 Pin 7 and Pin 8 the capacitor c is connect to Pin 6 and 7 and ground. trigger pulse is connected to Pin 2 Pin 1 is Grounded and Pin 5 giving through capacitor] output is taken at Pin 3 and Pin 4 is goes through +VCC.

Q. 2

17 Monostable Multivibrator

- The multivibrator has one stable state - so it is
- named as monostable multivibrator
- The circuit is allowed unstable state.



Block diagram of monostable multivibrator

From above Fig Block diagram of monostable timer IC-555 the Resistance R is connected to Pin 4 Pin 6 Pin 7 and Pin 8 the capacitor c is connect to Pin 6 and 7 and ground. trigger pulse is connected to Pin 2 Pin 1 is Grounded and Pin 5 giving through capacitor] output is taken at Pin 3 and Pin 4 is goes through +VCC.

The switching voltage level of comparator 1 is decided by the voltage at this terminal and thus it changes the pulse width of the output

Pin 6 -

This is threshold terminal. In form, the non-inverting terminal of comparator 1 the output of this comparator is low


Pin 7 :

It is called discharge terminal. This terminal is internally connected to the collector and transistor T_2 and an input is connected between terminal and ground

Pin-8

It is called as a supply voltage terminal. The voltage of this terminal provides energy through the circuit.

Q.2 (2) Block diagram of Timer IC-555



॥ ज्ञान, विज्ञान आणि सुसंस्कार यांसाठी शिक्षण प्रसार ॥

- शिक्षणमहर्षी डॉ. बापूजी साळुंखे

27373

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)**SUPLIMENT**Signature
of
Supervisor

18/20

Suppliment No. :


Subject : Semiconductor Devices & instru-
mentation

Roll No. : 8206


Test / Tutorial No. : Internal Exam

Class : BSc III

Div. :

1) ~~c) $\frac{1}{3} V_{CC}$~~ 2) ~~a) $(R_A + R_B) C$~~ 3) ~~b) $\sqrt{2}$~~ 4) ~~d) 500~~5) ~~b) ~~28.2~~ 28.2~~

227



IC 555 is an integrated circuit. The block diagram contains various electronic components within it. It consists of two comparators (operation amplifiers) two transistors T_1 & T_2 , NOT gate inverter and a resistive network R. Resistive network R is a network of three equal resistances. It is a voltage dividing network of supply of voltage V_{cc} . The supply voltage energises the circuit.

Comparator I compares the ~~output~~ threshold voltage with reference to control voltage at point A. Similarly Comparator II compares trigger voltage with reference to $\frac{2}{3}V_{CC}$ at pt. B. The collector of the transistor is connected to discharge terminal (pin 1) and other end is grounded to (pin 1). The output of comparator I is input to R. of flip flop and output of comparator II is input to S of flip flop.

The NOT Gate is an inverter i.e it inverts the ~~output~~ output of flip flop and gives output of circuit to output terminal (pin 3). The reset terminal (pin 4) resets the circuit.

The stepwise working of block diagram can be explained as follows:


When T_1 is set on then the output goes to two ends - one to the input of NOT gate and other to T_2 . When threshold voltage exceeds $\frac{2}{3}V_{CC}$ the circuit is reset and the output \bar{Q} is high. Hence the output of timer is low.

~~When~~ This is set state and it continues till the trigger is applied. When trigger is applied to comparator II the value exceed the $\frac{1}{3}V_{CC}$ voltage and S becomes high. The output of flip flop at \bar{Q} therefore becomes low. This output is inverted and output of the timer at pin 3 is high.

The reset terminal resets the circuit inresp of an input given.

Q3]

D)



- 1) Pin 1: It is connected to ground. The supply voltage $+V_{CC}$ is grounded through this pin.
- 2) Pin 2: It is trigger termin pin. It gives input to non inverting terminal of comparator II.
- 3) Pin 3: It is output pin of the circuit. The \bar{Q} output of flipflop is inverted by inverter and gives output at pin 3 which is then displayed by electronic components.
- 4) Pin 4: It is reset pin. It resets the flipflop.
- 5) Pin 5: It is control voltage pin. It is connected to non inverting terminal of the comparator I.
- 6) Pin 6: It is threshold pin. It is connected to inverting terminal of comparator I.
- 7) Pin 7: It is discharge terminal. It is connected to collector of transistor and discharge voltage takes place through this.
- 8) Pin 8: ~~It is~~ Voltage supply to whole circuit is given through this pin.

Shri Swami Vivekanand Shikshan Sanstha Kolhapur's

VIVEKANAND COLLEGE, KOLHAPUR (AUTONOMOUS)

SUPLIMENT

Signature
of
Supervisor

14/20

Suppliment No. :

Roll No. : 8210

Class : Bsc III

Subject : Semiconductor devices
and instrumentation.

Test / Tutorial No. : Internal exam.

Div. :

Q 1


1) In IC 555, reference voltage at trigger terminal is
a) $\frac{1}{3} V_{CC}$

2) The discharge time constant in IC 555 astable
multivibrator is a) $(R_A + R_B)C$

3) The RMS value is obtained by dividing peak voltage
by c) $\frac{1}{\sqrt{2}}$

4) d) 500 Hz

5) An unknown AC voltage is given to vertical input of
CRO, the V_{peak} is equal to 40 mV, $V_{\text{rms}} = \underline{\underline{28.3 \text{ mV}}}$



Working of IC Timer 555 are written as following cases.

Case I:-

When no threshold ^{voltage} applied to R-S flip flop then output of timer is high. Hence $R=0$ and $S=1$, $Q=0$, $\bar{Q}=1$

Case II:-

When trigger voltage applied ^{less to $\frac{1}{3}V_{CC}$} to R-S flip flop then $S=0$ and $Q=1$. So output ~~put~~ of timer is low

Q 2

2)

→ Case III :-

When the threshold voltage applied greater than the $\frac{2}{3} V_{CC}$ then $R=1$ and $\Phi=1$. So output of timer again becomes low.

Case IV :-

When Reset terminal is low then output of timer forces to high. Because when reset is not used then it is connect to the $+V_{CC}$ supply voltage.

6

Q 3

1)

→

GND [1]	[8] supply
Trigger [2]	[7] Discharge
output [3]	[6] threshold
Reset [4]	[5] control

Pin configuration of IC 555 are follows :-

Pin 1 :- It is a ground terminal. The voltage measured with respect to the ground terminal.

Pin 2 :- It is a trigger terminal. When trigger is applied to the R-S flip flop then output of timer becomes high. This timer is from ~~to~~ set to reset. They connected to the comparator II.

Q3

1) Pin 3:- It is output terminal. When the output of R-S flip flop \bar{Q} becomes high then it given to the NOT gate i.e. inverter and pin 3 becomes the output of timer.

Pin 4:- It is reset terminal. When reset is low the output of R-S flip flop is high. Then output is provided to the transistor T_2 and it's become low and grounded. When reset is not used then they connected to the $+V_{CC}$ supply voltage.

Pin 5:- It is control voltage. It connected to the comparator I with voltage $+2/3 V_{CC}$. They exceeds the control the pulse width.

Pin 6:- It is threshold voltage terminal. It connects to the comparator I when they exceeds control voltage. They applied output to R-S flip flop & output of R-S flip flop \bar{Q} is high and it applied to base of transistor T_2 it becomes low.

5 Pin 7:- It is discharge terminal. When output of R-S flip flop is high then they applied to base of Transistor T_2 and it becomes low and grounded. It connected between transistor and ground.

Pin 8:- It is ~~grr~~ voltage supply terminal. It provided voltage. It provide voltage to energises the circuit.